Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test access architecture for TSV-based 3D stacked ICS

Test access architecture for TSV-based 3D stacked ICS

US Patent 9239359 · Granted Jan 19, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for electrical impedance tomography of an object, and an imped2024
Dialysis device and a control system for blood dialysis2023
Method for generating a model for generating a synthetic ECG and a method and sy2023
Memory access unit for providing access to an item from an arbitrary location in2020
Two-step interconnect testing of semiconductor dies2017
Transition delay detector for interconnect test2017
Testing of an integrated circuit that contains secret information2015
Controlled toggle rate of non-test signals during modular scan testing of an int2014
Method and apparatus for monitoring timing of critical paths2014
Test circuit for testing through-silicon-vias in 3D integrated circuits2014
On-chip testing using time-to-digital conversion2014
Method and device for testing TSVS in a 3D chip stack2013