Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and device for testing TSVS in a 3D chip stack

Method and device for testing TSVS in a 3D chip stack

US Patent 8593170 · Granted Nov 26, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of producing a gate cut in a semiconductor component2024
Integrated circuit with 3D partitioning2023
Method for inducing stress in semiconductor devices2023
Bipolar selector device for a memory array2023
Integrated circuit with backside power delivery network and backside transistor2022
Vertical isolated gate field effect transistor integrated in a semiconductor chi2021
Method for bonding and interconnecting semiconductor chips2021
Semiconductor fin structures having silicided portions2021
Semiconductor integrated circuit manufactured using a plasma-processing step2020
Method for producing a through semiconductor via connection2020
Stress sensor for semiconductor components2020
Assembly of integrated circuit modules and method for identifying the modules2019