Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-die, high current wafer level package

Multi-die, high current wafer level package

US Patent 9230903 · Granted Jan 5, 2016

Estimated economic value: $15,119,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Osmotic imbalance methods for bilayer formation2025
Removing and reinserting protein nanopores in a membrane using osmotic imbalance2025
Partitioned memory architecture with single resistor memory elements for in-memo2025
Threshold voltage-programmable field effect transistor-based memory cells and lo2025
Non-volatile static random access memory bit cells with ferroelectric field-effe2024
Partitioned memory architecture and method for repeatedly using the architecture2024
Calibration methods and structures for partitioned memory architecture with sing2024
Partitioned memory architecture with single resistor or dual resistor memory ele2024
Partitioned memory architecture with dual resistor memory elements for in-memory2024
Osmotic imbalance methods for bilayer formation2024
Threshold voltage-programmable field effect transistor-based memory cells and lo2024
Physical unclonable functions based on a circuit including resistive memory elem2024