Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of generating test patterns for detecting small delay defects

Method of generating test patterns for detecting small delay defects

US Patent 9201116 · Granted Dec 1, 2015

Estimated economic value: $10,823,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Identifying zones of interest in text transcripts using deep learning2025
Identifying test coverage gaps for integrated circuit designs based on node test2025
Methods of exposing conductive Vias of semiconductor devices and related semicon2025
System and method for K-nugget discovery and retrofitting framework as self-orga2024
Built in self test (BIST) for clock generation circuitry2023
Conductive interconnects2023
System and method for facilitating built-in self-test of system-on-chips2022
Voltage sensing circuit2022
Method and apparatus for managing the mobility of device in a network2022
Method and apparatus for digital only secure test mode entry2021
Clock gate latency modeling based on analytical frameworks2021
Conductive interconnect structures incorporating negative thermal expansion mate2021