Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock gate latency modeling based on analytical frameworks

Clock gate latency modeling based on analytical frameworks

US Patent 11042678 · Granted Jun 22, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Identifying zones of interest in text transcripts using deep learning2025
System and method for K-nugget discovery and retrofitting framework as self-orga2024
Hierarchical clock tree implementation2023
Voltage sensing circuit2022
Method and apparatus for managing the mobility of device in a network2022
Hierarchical clock tree implementation2022
Hierarchical clock tree construction based on constraints2021
Apparatus and method for circuit timing fixing using extension metal sections an2021
Low power digital self-gated binary counter2016
Modular gray code counter2016
Hybrid synchronous/asynchronous counter2016
Method of generating test patterns for detecting small delay defects2015