Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Built in self test (BIST) for clock generation circuitry

Built in self test (BIST) for clock generation circuitry

US Patent 11821946 · Granted Nov 21, 2023

Estimated economic value: $38,438,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Identifying test coverage gaps for integrated circuit designs based on node test2025
Methods of exposing conductive Vias of semiconductor devices and related semicon2025
Devices and methods for preventing errors and detecting faults within a memory d2023
Conductive interconnects2023
System and method for facilitating built-in self-test of system-on-chips2022
Method and apparatus for digital only secure test mode entry2021
Conductive interconnect structures incorporating negative thermal expansion mate2021
Interconnect assemblies with through-silicon vias and stress-relief features2020
Conductive interconnect structures incorporating negative thermal expansion mate2020
Conductive components and memory assemblies2019
Conductive components and memory assemblies2018
Conductive interconnect structures incorporating negative thermal expansion mate2018