Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for facilitating built-in self-test of system-on-chips

System and method for facilitating built-in self-test of system-on-chips

US Patent 11513153 · Granted Nov 29, 2022

Estimated economic value: $29,709,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Real time channel affinity derivation2025
System and method to integrate microservices in interactive voice response (IVR)2025
Real time AI/ML based monitoring and triggering app to destress contact center a2025
Anomaly detection from network traffic2025
AI automated facilitation of support agent/client interactions in multi-modal co2025
Communication session interruption and dynamic learning system2025
Dynamic response generation based on an anomaly associated with a software appli2025
Method and apparatus for fault indication propagation and fault masking in a hie2025
Method and apparatus for fault indication propagation and fault masking in a hie2025
Method and apparatus for fault indication propagation and fault masking in a hie2025
System on a chip (SoC) having a low power mode of operation2025
Intelligent routing signaling system2025