Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated bondline spacers for wafer level packaged circuit devices

Integrated bondline spacers for wafer level packaged circuit devices

US Patent 9174836 · Granted Nov 3, 2015

Estimated economic value: $27,625,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for manufacturing acoustic devices with improved performance2025
Mosaic focal plane array2025
Interface circuit for photodetectors providing full-frame integration and pixel-2025
Interface circuit for photodetectors providing full-frame integration and pixel-2024
Preventing epoxy bleed-out for biosensor devices2024
Method for manufacturing acoustic devices with improved performance2024
Bias circuit with improved noise performance2024
Imager with integrated asynchronous laser pulse detection having a signal compon2023
Digital pixel having high sensitivity and dynamic range2022
WLP BAW device with through-WLP vias2021
Fluidic sensor device having UV-blocking cover2020
BAW devices having top electrode leads with reduced reflectance2020