Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming transistor devices with high-k insulation layers and the resulting devices

Methods of forming transistor devices with high-k insulation layers and the resulting devices

US Patent 9136177 · Granted Sep 15, 2015

Estimated economic value: $1,450,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for securely configuring a plurality of gateway controllers of2025
Circuit arrangement for controlling a plurality of electrical loads2024
Device including a floating gate electrode and a layer of ferroelectric material2022
Transistor element with reduced lateral electrical field2020
Semiconductor structure including a plurality of pairs of nonvolatile memory cel2020
Three-dimensional transistor with improved channel mobility2019
Heat dissipative element for polysilicon resistor bank2019
NVM device in SOI technology and method of fabricating an according device2018
Ferroelectric FinFET2018
Semiconductor-on-insulator wafer, semiconductor structure including a transistor2018
Semiconductor structure including a plurality of pairs of nonvolatile memory cel2018
Semiconductor structure including a first transistor and a second transistor2018