Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method based on LDPC codes for adjusting a correctable raw bit error rate limit in a memory system

Apparatus and method based on LDPC codes for adjusting a correctable raw bit error rate limit in a memory system

US Patent 9092353 · Granted Jul 28, 2015

Estimated economic value: $2,474,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

On-package die-to-die (D2D) interconnect for memory using universal chiplet inte2025
Method and apparatus for performing a neural network operation2025
Processor having switch instruction circuit2025
System and method for centralized management of workload and parallel service of2025
Partitionable neural network for solid state drives2025
System and method for enhancing flash channel utilization2025
Method and apparatus for gather/scatter operations in a vector processor2024
Regression neural network for identifying threshold voltages to be used in reads2024
Machine learning assisted quality of service (QoS) for solid state drives2024
System for managing access to a memory resource by multiple users2024
Method and apparatus for desynchronizing execution in a vector processor2023
Method and apparatus for performing a read of a flash memory using predicted ret2023