Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of improving timing critical cells for physical design in the presence of local placement congestion

Method of improving timing critical cells for physical design in the presence of local placement congestion

US Patent 9075948 · Granted Jul 7, 2015

Estimated economic value: $5,899,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Netlist design for post silicon local clock controller timing improvement2025
Netlist design for post silicon local clock controller timing improvement2025
Routing layer re-optimization in physical synthesis2024
Region-based power grid generation through modification of an initial power grid2024
Memory element graph-based placement in integrated circuit design2021
Automated design closure with abutted hierarchy2021
Out-of-context feedback hierarchical large block synthesis (HLBS) optimization2021
Out-of-context feedback hierarchical large block synthesis (HLBS) optimization2021
Leverage cycle stealing within optimization flows2021
Feedback-aware slack stealing across transparent latches empowering performance 2021
Placement of vectorized latches in hierarchical integrated circuit development2020
Local clock buffer controller placement and connectivity2020