Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processes of making pad-less interconnect for electrical coreless substrate

Processes of making pad-less interconnect for electrical coreless substrate

US Patent 9049807 · Granted Jun 2, 2015

Estimated economic value: $17,367,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Package architecture of photonic system with vertically stacked dies having plan2025
Package architecture of scalable compute wall having compute bricks with vertica2025
Ultra-thin, hyper-density semiconductor packages2025
Ultra-thin, hyper-density semiconductor packages2025
Moisture seal coating of hybrid bonded stacked die package assembly2025
Nested glass packaging architecture for hybrid electrical and optical communicat2025
Microelectronics package comprising a package-on-package (PoP) architecture with2025
Microelectronic structures including bridges2025
Edge-aligned template structure for integrated circuit packages2025
Through mold interconnect drill feature2025
Ultra-thin, hyper-density semiconductor packages2025
Ultra-thin, hyper-density semiconductor packages2025