Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming silicon/germanium protection layer above source/drain regions of a transistor and a device having such a protection layer

Methods of forming silicon/germanium protection layer above source/drain regions of a transistor and a device having such a protection layer

US Patent 9029919 · Granted May 12, 2015

Estimated economic value: $2,250,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Roller conveyor2025
Conveyor device2025
Flushable pressure vessel2023
Self-sealing valve connection for pressure vessels2022
Method of forming a semiconductor structure including silicided and non-silicide2017
Epitaxial channel formation methods and structures2017
Performance enhancement in transistors by providing an embedded strain-inducing 2016
Integration of semiconductor alloys in PMOS and NMOS transistors by using a comm2016
Strain engineering in semiconductor devices by using a piezoelectric material2016
Performance enhancement in transistors by providing an embedded strain-inducing 2015
Balancing asymmetric spacers2015
Method of forming a semiconductor device employing an optical planarization laye2015