Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device processing with reduced wiring puddle formation

Semiconductor device processing with reduced wiring puddle formation

US Patent 9018097 · Granted Apr 28, 2015

Estimated economic value: $3,749,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertical gate all-around transistor2021
Fin reveal forming STI regions having convex shape between fins2020
Fin structures2020
Overturned thin film device with self-aligned gate and source/drain (S/D) contac2020
Advanced interconnect with air gap2020
Arc-resistant crackstop2019
Self-aligned three dimensional chip stack and method for making the same2019
Gate oxide formation through hybrid methods of thermal and deposition processes 2019
Self-aligned three dimensional chip stack and method for making the same2019
Encapsulated damascene interconnect structure for integrated circuits2019
Self-aligned three dimensional chip stack and method for making the same2019
Microwave annealing of flowable oxides with trap layers2019