Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-aligned three dimensional chip stack and method for making the same

Self-aligned three dimensional chip stack and method for making the same

US Patent 10304815 · Granted May 28, 2019

Estimated economic value: $2,255,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

CFET with independent gate control and low parasitic capacitance2025
Reduced capacitance between power via bar and gates2025
Backside self aligned skip via2025
Airgap spacer for power via2025
Semiconductor passive device integration for silicon-on-insulator substrate2025
Different dimensions across active region for stronger via to backside power rai2025
Early backside first power delivery network2025
Source/drain contact at tight cell boundary2025
BEOL interconnect subtractive etch super via2025
Interconnect structures with vias having vertical and horizontal sections2025
Wrap around metal via structure2025
Static random access memory device with stacked FETs2025