Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cache coherency protocol for allowing parallel data fetches and eviction to the same addressable index

Cache coherency protocol for allowing parallel data fetches and eviction to the same addressable index

US Patent 9003125 · Granted Apr 7, 2015

Estimated economic value: $3,806,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bidirectional ring-based interconnection networks having a cross bar for multipr2025
Input/output (I/O) store protocol for pipelining coherent operations2025
Castout handling in a distributed cache topology2024
Castout handling in a distributed cache topology2024
Shadow pointer directory in an inclusive hierarchical cache2024
Cable pair concurrent servicing2024
Method, apparatus, and system for memory bandwidth aware data prefetching2023
Controller address contention assumption2022
Cache array macro micro-masking2022
Ticket based request flow control2022
Memory array element sparing2022
Efficient remote resource allocation within an SMP broadcast scope maintaining f2021