Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrating optimal planar and three-dimensional semiconductor design layouts

Integrating optimal planar and three-dimensional semiconductor design layouts

US Patent 8966423 · Granted Feb 24, 2015

Estimated economic value: $1,146,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device structures that include a capacitor2025
Antenna structure2025
Antenna structure2025
Local interconnect power rails and upper power rails2025
Local interconnect power rails and upper power rails2025
Structure and method to ground reference voltage generator2025
Non-volatile current mirror circuit with programmable transistor2025
Retention flip-flop with multiple positive supply voltage domains2025
Device structures for a high-voltage semiconductor device2025
Hierarchical memory architecture including on-chip multi-bank non-volatile memor2025
Cell layouts2025
Cell layouts2025