Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hierarchical memory architecture including on-chip multi-bank non-volatile memory with low leakage and low latency

Hierarchical memory architecture including on-chip multi-bank non-volatile memory with low leakage and low latency

US Patent 12328880 · Granted Jun 10, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device structures that include a capacitor2025
Antenna structure2025
Local interconnect power rails and upper power rails2025
Capacitor integrated with memory element of memory cell2025
Structure and method to ground reference voltage generator2025
Non-volatile current mirror circuit with programmable transistor2025
Retention flip-flop with multiple positive supply voltage domains2025
Resistive memory element arrays with shared electrode strips2025
Device structures for a high-voltage semiconductor device2025
Apparatus and method for providing high throughput memory responses2025
Apparatus and method for providing high throughput memory responses2025
Cell layouts2025