Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for manufacturing a semiconductor-on-insulator structure having low electrical losses

Method for manufacturing a semiconductor-on-insulator structure having low electrical losses

US Patent 8962450 · Granted Feb 24, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for making an electronic device with superconductor qubit(s) including at2025
Method for forming a handling substrate for a composite structure intended for R2025
Heterostructure and method of fabrication2024
Heterostructure and method of fabrication2023
Heterostructure and method of fabrication2023
Support for a semiconductor structure2022
Method for manufacturing a semiconductor on insulator type structure by layer tr2022
Method for manufacturing a structure for forming a tridimensional monolithic int2021
Healing method before transfer of a semiconducting layer2021
Method for fabricating a ferroelectric memory and method for co-fabrication of a2021
Device for connecting at least one nano-object associated with a chip enabling a2020
Heterostructure and method of fabrication2020