Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for decreasing leakage power consumption in power gated memories

Method and apparatus for decreasing leakage power consumption in power gated memories

US Patent 8923087 · Granted Dec 30, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power gated memory device with power state indication2015
Power gated memory device with power state indication2015
Proxy responder for handling anomalies in a hardware system2014
Arbitration circuitry for asynchronous memory accesses2014
Method and apparatus for power management control of an embedded memory having s2014
Method and apparatus to reduce a quantity of error detection/correction bits in 2014
Method and apparatus to reduce a quantity of error detection/correction bits in 2014
Interconnect congestion reduction for memory-mapped peripherals2014
Interconnect congestion reduction for memory-mapped peripherals2014
System and method for optimizing slave transaction ID width based on sparse conn2013
System and method for allocating transaction ID in a system with a plurality of 2013
Closed loop dynamic interconnect bus allocation method and architecture for a mu2013