Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus to reduce a quantity of error detection/correction bits in memory coupled to a data-protected processor port

Method and apparatus to reduce a quantity of error detection/correction bits in memory coupled to a data-protected processor port

US Patent 8707133 · Granted Apr 22, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power gated memory device with power state indication2015
Power gated memory device with power state indication2015
Power gated memory device with power state indication2015
Method and apparatus for decreasing leakage power consumption in power gated mem2014
Method and apparatus for decreasing leakage power consumption in power gated mem2014
Arbitration circuitry for asynchronous memory accesses2014
Method and apparatus for decoding coded data streams2014
Method and apparatus for power management control of an embedded memory having s2014
Interconnect congestion reduction for memory-mapped peripherals2014