Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Closed loop dynamic interconnect bus allocation method and architecture for a multi layer SoC

Closed loop dynamic interconnect bus allocation method and architecture for a multi layer SoC

US Patent 8527684 · Granted Sep 3, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for decreasing leakage power consumption in power gated mem2014
Proxy responder for handling anomalies in a hardware system2014
Arbitration circuitry for asynchronous memory accesses2014
Interconnect congestion reduction for memory-mapped peripherals2014
System and method for optimizing slave transaction ID width based on sparse conn2013
System and method for allocating transaction ID in a system with a plurality of 2013
System, circuit and method for improving system-on-chip bandwidth performance fo2013