Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Displaying a congestion indicator for a channel in a circuit design layout

Displaying a congestion indicator for a channel in a circuit design layout

US Patent 8893073 · Granted Nov 18, 2014

Estimated economic value: $5,069,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Propagating physical design information through logical design hierarchy of an e2024
Propagating physical design information through logical design hierarchy of an e2024
Fast topology bus router for interconnect planning2023
Fast topology bus router for interconnect planning2023
Fast topology bus router for interconnect planning2023
Routing for length-matched nets in interposer designs2022
Netlist abstraction for circuit design floorplanning2021
Routing for length-matched nets in interposer designs2020
Netlist abstraction for circuit design floorplanning2019
Management of placement constraint regions in an electronic design automation (E2019
Scalable chip placement2019
Scalable chip placement2019