| 12073156 |
Propagating physical design information through logical design hierarchy of an electronic circuit |
Amit Jalota, Andrew T. Saunders, Aruna Kanagaraj, Eshwari Rajendran, Prashant Gupta +4 more |
2024-08-27 |
| 11694016 |
Fast topology bus router for interconnect planning |
Zhengtao Yu, Balkrishna R. Rashingkar, David L. Peart, Yiding Han |
2023-07-04 |
| 10318692 |
Scalable chip placement |
Balkrishna R. Rashingkar |
2019-06-11 |
| 9026974 |
Semiconductor integrated circuit partitioning and timing |
Russell B. Segal, Balkrishna R. Rashingkar, Mattias A. Hembruch |
2015-05-05 |
| 8910097 |
Netlist abstraction |
Balkrishna R. Rashingkar |
2014-12-09 |
| 8893073 |
Displaying a congestion indicator for a channel in a circuit design layout |
Balkrishna R. Rashingkar, David L. Peart, Russell B. Segal, Ksenia Roze |
2014-11-18 |
| 8037442 |
Method and apparatus for scaling I/O-cell placement during die-size optimization |
Peiqing Zou, Neeraj Kaul |
2011-10-11 |
| 8001514 |
Method and apparatus for computing a detailed routability estimation |
Neeraj Kaul, Balkrishna R. Rashingkar |
2011-08-16 |
| 6285355 |
Mouse-associated Z-axis encoder |
— |
2001-09-04 |
| 5345253 |
Track ball base structure |
— |
1994-09-06 |