Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduction of STI corner defects during SPE in semiconductor device fabrication using DSB substrate and hot technology

Reduction of STI corner defects during SPE in semiconductor device fabrication using DSB substrate and hot technology

US Patent 8846487 · Granted Sep 30, 2014

Estimated economic value: $10,935,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic random-access memory (DRAM) on hot compute logic for last-level-cache2025
CMOS integrated humidity sensor with built-in heater2025
Integrated circuit assembly with hybrid bonding2025
Integrated circuit (IC) packages employing a capacitor-embedded, redistribution 2025
Hybrid reconstituted substrate for electronic packaging2024
Deep trench capacitors in an inter-layer medium on an interconnect layer of an i2024
Mixed pitch track pattern2024
Trench capacitor assembly for high capacitance density2024
Substrate comprising an inductor and a capacitor located in an encapsulation lay2023
Folding camping apparatus2023
Artificial neural networks with precision weight for artificial intelligence2023
Package comprising stacked filters with a shared substrate cap2023