Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Conductor layout technique to reduce stress-induced void formations

Conductor layout technique to reduce stress-induced void formations

US Patent 8836141 · Granted Sep 16, 2014

Estimated economic value: $3,239,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for forming semiconductor structure2025
Vertical grating filters for photonics2025
Semiconductor device having isolation structure formed of low-k dielectric mater2025
Method of forming thin dummy sidewall spacers for transistors with reduced pitch2025
Semiconductor device, FinFET device and methods of forming the same2025
FinFET device and method of forming same2025
Reflectors applied to photonics platforms2025
Cut metal gate refill with void2025
Multi-layer photo etching mask including organic and inorganic materials2025
Semiconductor device with isolation structure2025
Liner and barrier layer in dual damascene cu interconnect for enhanced EM and pr2025
Photoresist and method2025