Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Group word line erase and erase-verify methods for 3D non-volatile memory

Group word line erase and erase-verify methods for 3D non-volatile memory

US Patent 8824211 · Granted Sep 2, 2014

Estimated economic value: $15,682,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for programming a memory device to reduce retention error2025
Three-dimensional memory device including laterally separated source lines and m2025
Three-dimensional nor array and method of making the same2025
Three-dimensional memory device with finned support pillar structures and method2025
Field effect transistors with gate fins and method of making the same2025
Bonded semiconductor die assembly containing through-stack via structures and me2025
Three-dimensional memory device containing bridges for enhanced structural suppo2024
Three-dimensional memory device with multiple types of support pillar structures2024
Preventing erase disturb in NAND2024
Method for programming memory device to reduce retention error2024
Three-dimensional memory device with multiple types of support pillar structures2024
Memory device using a multilayer ferroelectric stack and method of forming the s2024