Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Preventing erase disturb in NAND

Preventing erase disturb in NAND

US Patent 12087371 · Granted Sep 10, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional memory device including laterally separated source lines and m2025
Three-dimensional memory device including laterally separated source lines and m2025
Channel pre-charge process in a memory device2025
Three-dimensional nor array and method of making the same2025
Three-dimensional nor array and method of making the same2025
Three-dimensional memory device with finned support pillar structures and method2025
Compute in memory three-dimensional non-volatile nor memory for neural networks2025
Configurable capacitors with 3D non-volatile array2025
Field effect transistors with gate fins and method of making the same2025
Field effect transistors with gate fins and method of making the same2025
Preparation method for bio-based nucleating agent for poly(ethylene furandicarbo2025
Low power read method and a memory device capable thereof2025