Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming metal silicide regions on semiconductor devices using different temperatures

Methods of forming metal silicide regions on semiconductor devices using different temperatures

US Patent 8815736 · Granted Aug 26, 2014

Estimated economic value: $1,803,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Structures for a field-effect transistor that include a spacer structure2025
Method of manufacturing microelectronic components2024
Device including a floating gate electrode and a layer of ferroelectric material2022
Transistor with phase transition material region between channel region and each2022
FDSOI channel control by implanted high-k buried oxide2020
Three-dimensional transistor with improved channel mobility2019
Three-dimensional transistor with improved channel mobility2019
NVM device in SOI technology and method of fabricating an according device2018
Ferroelectric FinFET2018
FDSOI channel control by implanted high-K buried oxide2018
Semiconductor-on-insulator wafer, semiconductor structure including a transistor2018
Semiconductor structure including a first transistor and a second transistor2018