Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and systems for gate dimension control in multi-gate structures for semiconductor devices

Methods and systems for gate dimension control in multi-gate structures for semiconductor devices

US Patent 8778742 · Granted Jul 15, 2014

Estimated economic value: $6,030,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Staggered read recovery for improved read window budget in a three dimensional (2025
Method of forming high-voltage transistor with thin gate poly2024
Method of forming high-voltage transistor with thin gate poly2023
Resistance reduction for word lines in memory arrays2023
Solar energy based mobile electric vehicle fast charger system2021
Embedded non-volatile memory device and fabrication method of the same2020
Split-gate flash cell formed on recessed substrate2019
Solar energy system with built-in battery charger and its method2019
Electric vehicle fast charging station with solar energy system and its method2019
Method of forming high-voltage transistor with thin gate poly2019
Methods and structures for a split gate memory cell structure2018
Split-gate flash cell formed on recessed substrate2017