Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory controller with automatic error detection and correction

Memory controller with automatic error detection and correction

US Patent 8732551 · Granted May 20, 2014

Estimated economic value: $11,365,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Register file structures combining vector and scalar data with global and local 2025
Write control for read-modify-write operations in cache memory2025
Vector maximum and minimum with indexing2025
Method and apparatus for implied bit handling in floating point multiplication2025
Controller with caching and non-caching modes2025
System and method to control the number of active vector lanes in a processor2025
Distributed error detection and correction with hamming code handoff2025
Victim cache that supports draining write-miss entries2025
System and method for predication handling2025
Vector SIMD VLIW data path architecture2025
Streaming engine with error detection, correction and restart2025
Vector based matrix multiplication2025