Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for implied bit handling in floating point multiplication

Method and apparatus for implied bit handling in floating point multiplication

US Patent 12475060 · Granted Nov 18, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Register file structures combining vector and scalar data with global and local 2025
Write control for read-modify-write operations in cache memory2025
Vector maximum and minimum with indexing2025
Controller with caching and non-caching modes2025
System and method to control the number of active vector lanes in a processor2025
Victim cache that supports draining write-miss entries2025
System and method for predication handling2025
Vector SIMD VLIW data path architecture2025
Vector SIMD VLIW data path architecture2025
Streaming engine with error detection, correction and restart2025
Vector based matrix multiplication2025
Vector based matrix multiplication2025