Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Group bounding box region-constrained placement for integrated circuit design

Group bounding box region-constrained placement for integrated circuit design

US Patent 8701070 · Granted Apr 15, 2014

Estimated economic value: $5,561,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

SOIC chip architecture2025
System and method for ESL modeling of machine learning2025
Method of testing an integrated circuit and testing system2025
Scan architecture for interconnect testing in 3D integrated circuits2025
Flip-flop cell2025
Input coupler component, optical display system and electronics apparatus2025
Low power clock network2025
Network-on-chip system and a method of generating the same2025
Circuit and methodology for power profile2025
Circuit synthesis optimization for implements on integrated circuit2025
Backlight unit and color filter on array configuration for a liquid crystal disp2025
Post-routing congestion optimization2025