Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer level package with embedded passive components and method of manufacturing

Wafer level package with embedded passive components and method of manufacturing

US Patent 8680683 · Granted Mar 25, 2014

Estimated economic value: $23,523,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Substrate structure with selective surface finishes for flip chip assembly2020
Substrate structure with selective surface finishes for flip chip assembly2019
Semiconductor package having a substrate structure with selective surface finish2018
Low pressure encapsulant for size-reduced semiconductor package2017
Low pressure encapsulant for size-reduced semiconductor package2017
Ultrathin flip-chip packaging techniques and configurations2016
Ultrathin flip-chip packaging techniques and configurations2016
Process for providing noble metal-containing mixtures for recovering noble metal2015
Sheet-molded chip-scale package2013
Substrateless package2011
Lead frame with included passive devices2009
Thin multiple semiconductor die package2007