Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer level processing method and structure to manufacture two kinds of interconnects, gold and solder, on one wafer

Wafer level processing method and structure to manufacture two kinds of interconnects, gold and solder, on one wafer

US Patent 8674507 · Granted Mar 18, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Foam blend incorporating phase change material and method for making foamed shoe2025
3D chip package based on vertical-through-via connector2024
Capacitor structure and method for manufacturing the same2024
Method for manufacturing capacitor structure2024
Capacitor structure and method for manufacturing the same2023
Semiconductor structure2023
Semiconductor package structure2021
Semiconductor package structure and method for forming the same2020
Through-silicon via structure2019
Semiconductor package structure and method for forming the same2019
Semiconductor structure2019
Method of forming chip with through silicon via electrode2016