Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor with hardware thread control logic indicating disable status when instructions accessing shared resources are completed for safe shared resource condition

Processor with hardware thread control logic indicating disable status when instructions accessing shared resources are completed for safe shared resource condition

US Patent 8615644 · Granted Dec 24, 2013

Estimated economic value: $7,453,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hardware verification of dynamically generated code2025
Systems and methods for dynamic control of a secure mode of operation in a proce2025
Virtual channel support using write table2024
Hardware verification of dynamically generated code2023
Systems and methods for dynamic control of a secure mode of operation in a proce2023
Process-based virtualization system for executing a secure application process2022
File versions within content addressable storage2022
Files having unallocated portions within content addressable storage2022
Translation load instruction with access protection2022
Translation load instruction with access protection2022
SMT processor to create a virtual vector register file for a borrower thread fro2021
Extended prefix including routing bit for extended instruction format2021