Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for manufacturing integrated circuit devices having features with reduced edge curvature

Methods for manufacturing integrated circuit devices having features with reduced edge curvature

US Patent 8609550 · Granted Dec 17, 2013

Estimated economic value: $4,039,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked nanosheet device for process and performance optimization2025
Interconnects, inductors, transformers, and power architectures for circuits2025
Isolating ion implantation of silicon channels for integrated circuit layout2025
Adaptive row patterns for custom-tiled placement fabrics for mixed height cell l2024
Self-limiting manufacturing techniques to prevent electrical shorts in a complem2024
Josephson junction structures2024
Power routing for 2.5D or 3D integrated circuits including a buried power rail a2024
Power harvesting for integrated circuits2024
Forming a wrap-around contact to connect a source or drain epitaxial growth of a2024
CFET SRAM cell utilizing 8 transistors2024
CFET architecture for balancing logic library and SRAM bitcell2023
Fin patterning to reduce fin collapse and transistor leakage2023