Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stacked nanosheet device for process and performance optimization

Stacked nanosheet device for process and performance optimization

US Patent 12453129 · Granted Oct 21, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Upsizing buried power rails to reduce power supply resistance and boost cell den2025
Interconnects, inductors, transformers, and power architectures for circuits2025
Isolating ion implantation of silicon channels for integrated circuit layout2025
Isolating ion implantation of silicon channels for integrated circuit layout2025
Adaptive row patterns for custom-tiled placement fabrics for mixed height cell l2024
Self-limiting manufacturing techniques to prevent electrical shorts in a complem2024
Josephson junction structures2024
Power routing for 2.5D or 3D integrated circuits including a buried power rail a2024
Power harvesting for integrated circuits2024
Forming a wrap-around contact to connect a source or drain epitaxial growth of a2024
CFET SRAM cell utilizing 8 transistors2024
CFET SRAM cell utilizing 8 transistors2024