Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CFET architecture for balancing logic library and SRAM bitcell

CFET architecture for balancing logic library and SRAM bitcell

US Patent 11837280 · Granted Dec 5, 2023

Estimated economic value: $70,386,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked nanosheet device for process and performance optimization2025
Superconducting anti-fuse based field programmable gate array2025
Interconnects, inductors, transformers, and power architectures for circuits2025
Interconnects, inductors, transformers, and power architectures for circuits2025
Superconductive integrated circuit devices with on-chip testing2025
Isolating ion implantation of silicon channels for integrated circuit layout2025
Poly-bit cells2025
Power efficient retention flip flop circuit2025
Adaptive row patterns for custom-tiled placement fabrics for mixed height cell l2024
Adaptive row patterns for custom-tiled placement fabrics for mixed height cell l2024
On-the-fly multi-bit flip flop generation2024
Self-limiting manufacturing techniques to prevent electrical shorts in a complem2024