Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › 3-D semiconductor die structure with containing feature and method

3-D semiconductor die structure with containing feature and method

US Patent 8581383 · Granted Nov 12, 2013

Estimated economic value: $8,591,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Unified events framework2021
Chip package interaction (CPI) back-end-of-line (BEOL) monitoring structure and 2020
Bond pads with surrounding fill lines2020
Method to form a via2013
Method for forming interconnects for 3-D applications2011
Forming a 3-D semiconductor die structure with an intermetallic formation2011
Method to form a via2011
3-D semiconductor die structure with containing feature and method2010
3-D semiconductor die structure with containing feature and method2010
Micropad formation for a semiconductor2010
Method for forming a through silicon via layout2010
Dual plasma treatment barrier film to reduce low-k damage2010