Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for manufacturing a strained channel MOS transistor

Method for manufacturing a strained channel MOS transistor

US Patent 8530292 · Granted Sep 10, 2013

Estimated economic value: $7,334,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for making a transistor of which the active region includes a semimetal m2022
Fabrication of transistors having stressed channels2021
Computer implemented method for determining intrinsic parameter in a stacked nan2021
Method for producing low-permittivity spacers2020
Forming of a MOS transistor based on a two-dimensional semiconductor material2019
Method for producing nanocrystals with controlled dimensions and density2018
Method for patterning a thin film2018
Method of making a transistor2018
Method of fabricating a transistor channel structure with uniaxial strain2018
Method for fabrication of a field-effect with reduced stray capacitance2018
SBFET transistor and corresponding fabrication process2018
Method for producing a strained semiconductor on insulator substrate2018