Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fabrication of transistors having stressed channels

Fabrication of transistors having stressed channels

US Patent 11121043 · Granted Sep 14, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for activating an exposed layer2025
Quantum device and method for producing the same2025
Quantum device and method for producing the same2025
Method for making an electronic device with superconductor qubit(s) including at2025
Method for making an electronic device with superconductor qubit(s) including at2025
Device comprising spacers including a localised airgap and associated manufactur2025
Device comprising spacers including a localised airgap and associated manufactur2025
Method for manufacturing a transistor with a gate-all-around structure2025
Method of engraving a three-dimensional dielectric layer2025
Method of forming the spacers of a transistor gate2025
Method for manufacturing a mould for nanoprinting and associated mould2025
Method for increasing the surface roughness of a metal layer2025