Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for managing timing margin in a hierarchical integrated circuit design process

System and method for managing timing margin in a hierarchical integrated circuit design process

US Patent 8522179 · Granted Aug 27, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods for designing integrated circuits employing voltage scaling and integrat2014
Implementing and checking electronic circuits with flexible ramptime limits and 2014
System and method for integrated circuit design and implementation using mixed c2014
Methods for designing integrated circuits employing pre-determined timing-realiz2014
Hierarchical design flow generator2014
Modeling approach for timing closure in hierarchical designs leveraging the sepa2013
Modeling approach for timing closure in hierarchical designs leveraging the sepa2013
Method for designing integrated circuits employing a partitioned hierarchical de2013
Systematic benchmarking system and method for standardized data creation, analys2013
Systematic benchmarking system and method for standardized data creation, analys2013
Methods for measurement and prediction of hold-time and exceeding hold time limi2013
Modeling approach for timing closure in hierarchical designs leveraging the sepa2012