Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for measurement and prediction of hold-time and exceeding hold time limits due to cells with tied input pins

Methods for measurement and prediction of hold-time and exceeding hold time limits due to cells with tied input pins

US Patent 8468478 · Granted Jun 18, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods for designing integrated circuits employing voltage scaling and integrat2014
Methods for designing integrated circuits employing pre-determined timing-realiz2014
Hierarchical design flow generator2014
Modeling approach for timing closure in hierarchical designs leveraging the sepa2013
Method for designing integrated circuits employing a partitioned hierarchical de2013
Systematic benchmarking system and method for standardized data creation, analys2013
System and method for managing timing margin in a hierarchical integrated circui2013
Modeling approach for timing closure in hierarchical designs leveraging the sepa2012
Systematic benchmarking system and method for standardized data creation, analys2012
Systematic, normalized metric for analyzing and comparing optimization technique2012
Method for designing integrated circuits employing a partitioned hierarchical de2012
Methods for designing integrated circuits employing context-sensitive and progre2012