Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systematic, normalized metric for analyzing and comparing optimization techniques for integrated circuits employing voltage scaling and integrated circuits designed thereby

Systematic, normalized metric for analyzing and comparing optimization techniques for integrated circuits employing voltage scaling and integrated circuits designed thereby

US Patent 8281266 · Granted Oct 2, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for dispensing dry particulate consumables2017
Methods for designing integrated circuits employing voltage scaling and integrat2014
Methods for designing integrated circuits employing voltage scaling and integrat2014
System and method for employing signoff-quality timing analysis information conc2014
Implementing and checking electronic circuits with flexible ramptime limits and 2014
Methods for designing integrated circuits employing pre-determined timing-realiz2014
Methods for designing integrated circuits employing pre-determined timing-realiz2014
Hierarchical design flow generator2014
Hierarchical design flow generator2014
Modeling approach for timing closure in hierarchical designs leveraging the sepa2013
Modeling approach for timing closure in hierarchical designs leveraging the sepa2013
Modeling approach for timing closure in hierarchical designs leveraging the sepa2013