Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

System and method for employing signoff-quality timing analysis information concurrently in multiple scenarios to reduce dynamic power in an electronic circuit and an apparatus incorporating the same

US Patent 8713506 · Granted Apr 29, 2014

Assignee

Inventors

View full patent text on Google Patents →