Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for designing integrated circuits employing a partitioned hierarchical design flow and an apparatus employing the method

Method for designing integrated circuits employing a partitioned hierarchical design flow and an apparatus employing the method

US Patent 8539419 · Granted Sep 17, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for dispensing dry particulate consumables2017
Methods for designing integrated circuits employing voltage scaling and integrat2014
Methods for designing integrated circuits employing voltage scaling and integrat2014
System and method for employing signoff-quality timing analysis information conc2014
Methods for designing integrated circuits employing pre-determined timing-realiz2014
Methods for designing integrated circuits employing pre-determined timing-realiz2014
Hierarchical design flow generator2014
Hierarchical design flow generator2014
Modeling approach for timing closure in hierarchical designs leveraging the sepa2013
Modeling approach for timing closure in hierarchical designs leveraging the sepa2013
Systematic benchmarking system and method for standardized data creation, analys2013
Systematic benchmarking system and method for standardized data creation, analys2013