Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming a semiconductor device having a cut-way hole to expose a portion of a hardmask layer

Method of forming a semiconductor device having a cut-way hole to expose a portion of a hardmask layer

US Patent 8507346 · Granted Aug 13, 2013

Estimated economic value: $10,067,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced linerless vias2025
Systems and methods of making polymeric optical layers for optical layering2025
Semiconductor structure with backside metallization layers2025
Method for forming continuous line-end to line-end spaces with spacer assisted l2025
Method and structure of forming sidewall contact for stacked FET2025
Stressed material within gate cut region2025
Stacked FETS including devices with thick gate oxide2025
Techniques for controlling overburden planarization2025
Stacked FET contact formation2025
Vertical silicon Josephson Junction device for qubit applications2025
CPP-agnostic source-drain contact formation for gate-all-around devices with die2025
Phase change memory gaps2025