Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error correction and detection in a redundant memory system

Error correction and detection in a redundant memory system

US Patent 8484529 · Granted Jul 9, 2013

Estimated economic value: $6,470,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic multi-lane degrade capability to facilitate uninterrupted service2025
Techniques for predicting a personalized URL document to assist a conversation2025
Error protection analysis of an integrated circuit2025
Context-based response generation2025
Cable pair concurrent servicing2024
Unstructured extensions to rpa2024
Low-latency deserializer having fine granularity and defective-lane compensation2024
Transformer-based encoding incorporating metadata2024
Cognitively learning to generate scripts that simulate live-agent actions and re2023
Interpretation of deep neural model based dialogue agents2023
Host synchronized autonomous data chip address sequencer for a distributed buffe2023
Low-latency, high-availability and high-speed SerDes interface having multiple s2023