Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Microelectronic package containing silicon connecting region for high density interconnects, and method of manufacturing same

Microelectronic package containing silicon connecting region for high density interconnects, and method of manufacturing same

US Patent 8441809 · Granted May 14, 2013

Estimated economic value: $17,697,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Spectrally interleaved optical transceivers2025
Interconnect architecture with silicon interposer and EMIB2025
Localized high density substrate routing2024
Processor package with universal optical input/output2024
Electrical and optical interfaces at different heights along an edge of a packag2024
Localized high density substrate routing2024
Interconnect architecture with silicon interposer and EMIB2024
Package substrate with reduced interconnect stress2023
Interconnect architecture with silicon interposer and EMIB2023
Localized high density substrate routing2022
Methods of utilizing low temperature solder assisted mounting techniques for pac2022
Methods of forming flexure based cooling solutions for package structures2022